ADCMP606_15 [ADI]
Rail-to-Rail, Very Fast, 2.5 V to 5.5 V;
| 型号： | ADCMP606_15 |
| 厂家： | 
ADI |
| 描述： | Rail-to-Rail, Very Fast, 2.5 V to 5.5 V |
| 文件： | 总14页 (文件大小：371K) |
| 中文： | 中文翻译 | 下载： | 下载PDF数据表文档文件 |
Rail-to-Rail, Very Fast, 2.5 V to 5.5 V,
Single-Supply CML Comparators
Data Sheet
ADCMP606/ADCMP607
FEATURES
GENERAL DESCRIPTION
Fully specified rail to rail at VCCI = 2.5 V to 5.5 V
Input common-mode voltage from −0.2 V to VCCI + 0.2 V
CML-compatible output stage
1.25 ns propagation delay
50 mW at 2.5 V power supply
The ADCMP606 and ADCMP607 are very fast comparators
fabricated on XFCB2, an Analog Devices, Inc., proprietary
process. These comparators are exceptionally versatile and easy
to use. Features include an input range from VEE − 0.5 V to
VCCI + 0.2 V, low noise, CML-compatible output drivers, and
Shutdown pin
TTL-/CMOS-compatible latch inputs with adjustable hysteresis
and/or shutdown inputs.
Single-pin control for programmable hysteresis and latch
(ADCMP607 only)
Power supply rejection > 60 dB
−40°C to +125°C operation
The devices offer 1.25 ns propagation delay with 2.5 ps rms
random jitter (RJ). Overdrive and slew rate dispersion are
typically less than 50 ps.
APPLICATIONS
A flexible power supply scheme allows the devices to operate
with a single +2.5 V positive supply and a −0.5 V to +2.7 V
input signal range up to a +5.5 V positive supply with a −0.5 V
to +5.7 V input signal range. The ADCMP607 features split
input/output supplies with no sequencing restrictions to
support a wide input signal range with independent output
swing control and power savings.
High speed instrumentation
Clock and data signal restoration
Logic level shifting or translation
Pulse spectroscopy
High speed line receivers
Threshold detection
Peak and zero-crossing detectors
High speed trigger circuitry
Pulse-width modulators
Current-/voltage-controlled oscillators
Automatic test equipment (ATE)
The CML-compatible output stage is fully back-matched for
superior performance. The comparator input stage offers robust
protection against large input overdrive, and the outputs do not
phase reverse when the valid input signal range is exceeded. On
the ADCMP607, latch and programmable hysteresis features are
also provided with a unique single-pin control option.
The ADCMP606 is available in a 6-lead SC70 package and the
ADCMP607 is available in a 12-lead LFCSP package.
FUNCTIONAL BLOCK DIAGRAM
V
CCO
(ADCMP607 ONLY)
V
CCI
V
NONINVERTING
INPUT
P
Q OUTPUT
Q OUTPUT
CML
ADCMP606/
ADCMP607
V
INVERTING
INPUT
N
LE/HYS INPUT (ADCMP607 ONLY)
INPUT (ADCMP607 ONLY)
S
DN
Figure 1.
Rev. B
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2006–2014 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADCMP606/ADCMP607
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications Information.............................................................. 10
Power/Ground Layout and Bypassing..................................... 10
CML-Compatible Output Stage ............................................... 10
Using/Disabling the Latch Feature........................................... 10
Optimizing Performance........................................................... 10
Comparator Propagation Delay Dispersion ........................... 11
Comparator Hysteresis .............................................................. 11
Crossover Bias Points................................................................. 12
Minimum Input Slew Rate Requirement................................ 12
Typical Application Circuits ......................................................... 13
Outline Dimensions....................................................................... 14
Ordering Guide .......................................................................... 14
Applications....................................................................................... 1
General Description......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Electrical Characteristics............................................................. 3
Timing Information ..................................................................... 5
Absolute Maximum Ratings............................................................ 6
Thermal Resistance ...................................................................... 6
ESD Caution.................................................................................. 6
Pin Configurations and Function Descriptions ........................... 7
Typical Performance Characteristics ............................................. 8
REVISION HISTORY
11/14—Rev. A to Rev. B
Changes to Figure 4 and Table 6..................................................... 7
Changes to Figure 12 and Figure 13............................................... 9
Changes to Comparator Hysteresis Section................................ 11
Updated Outline Dimensions....................................................... 14
Changes to Ordering Guide .......................................................... 14
8/07—Rev. 0 to Rev. A
Changes to Specifications Section.................................................. 3
Changes to Table 3............................................................................ 6
Changes to Ordering Guide .......................................................... 14
10/06—Revision 0: Initial Version
Rev. B | Page 2 of 14
Data Sheet
ADCMP606/ADCMP607
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
VCCI = VCCO = 2.5 V, TA = −40°C to +125°C, typical at TA = 25°C, unless otherwise noted.
Table 1.
Parameter
Symbol
Conditions
Min
Typ
Max
Unit
DC INPUT CHARACTERISTICS
Voltage Range
Common-Mode Range
Differential Voltage
Offset Voltage
Bias Current
Offset Current
Capacitance
VP, VN
VCCI = 2.5 V to 5.5 V
VCCI = 2.5 V to 5.5 V
VCCI = 2.5 V to 5.5 V
−0.5
−0.2
VCCI + 0.2
VCCI + 0.2
VCCI
+5.0
+5.0
V
V
V
VOS
IP, IN
−5.0
−5.0
−2.0
mV
µA
µA
pF
kΩ
kΩ
dB
dB
2
2.0
CP, CN
1
Resistance, Differential Mode
Resistance, Common Mode
Active Gain
−0.1 V to VCCI
−0.5 V to VCCI + 0.5 V
200
100
700
350
85
AV
CMRR
Common-Mode Rejection Ratio
VCCI = 2.5 V, VCCO = 2.5 V,
50
50
V
CM = −0.2 V to +2.7 V
VCCI = 2..5 V, VCCO = 5.5 V
RHYS = ∞
dB
mV
Hysteresis
<0.1
+0.4
LATCH ENABLE PIN CHARACTERISTICS
(ADCMP607 Only)
VIH
VIL
IIH
Hysteresis is shut off
Latch mode guaranteed
VIH = VCCO
2.0
−0.2
−6
VCCO
+0.8
+6
V
V
µA
mA
IIL
VIL = 0.4 V
−0.1
+0.1
HYSTERESIS MODE AND TIMING
Hysteresis Mode Bias Voltage
Minimum Resistor Value
Latch Setup Time
Latch Hold Time
Latch-to-Output Delay
Latch Minimum Pulse Width
Current sink 0 µA
Hysteresis = 120 mV
VOD = 50 mV
1.145
55
1.25
75
−1.5
2.3
30
1.35
110
V
kΩ
ns
ns
ns
ns
tS
tH
VOD = 50 mV
tPLOH, tPLOL VOD = 50 mV
tPL
VOD = 50 mV
25
SHUTDOWN PIN CHARACTERISTICS
(ADCMP607 Only)
VIH
VIL
IIH
IIL
Comparator is operating
Shutdown guaranteed
VIH = VCCO
2.0
−0.2
−6
VCCO
+0.6
+6
V
V
µA
mA
ns
ns
+0.4
VIL = 0 V
−0.1
Sleep Time
Wake-Up Time
tSD
tH
10% output swing
VOD = 100 mV, output valid
VCCO = 2.5 V to 5.5 V
50 Ω terminate to VCCO
50 Ω terminate to VCCO
50 Ω terminate to VCCO
<1
35
DC OUTPUT CHARACTERISTICS
Output Voltage High Level
Output Voltage Low Level
Output Voltage Differential
VOH
VOL
VCCO − 0.1 VCCO − 0.05 VCCO
VCCO − 0.6 VCCO − 0.45 VCCO − 0.3
300
V
V
mV
400
500
Rev. B | Page 3 of 14
ADCMP606/ADCMP607
Data Sheet
Parameter
AC PERFORMANCE1
Symbol
Conditions
Min
Typ
Max
Unit
Rise Time/Fall time
tR/tF
tPD
10% to 90%,
VCCI = VCCO = 2.5 V to 5.5 V
VCCI = VCCO = 2.5 V to 5.5 V,
160
1.2
2.1
40
ps
ns
ns
ps
Propagation Delay
V
OD = 50 mV
VCCI = VCCO = 2.5 V,
VOD = 10 mV
VOD = 50 mV
Propagation Delay Skew—Rising to
Falling Transition
TPINSKEW
Overdrive Dispersion
Common-Mode Dispersion
Input Stage Bandwidth
RMS Random Jitter
10 mV < VOD < 125 mV
−0.2 V < VCM < VCC + 0.2 V
2.3
150
750
2
ns
ps
MHz
ps
RJ
VOD = 200 mV, 0.5 V/ns
Minimum Pulse Width
PWMIN
VCCI = VCCO = 5.5 V,
1.1
ns
PWOUT = 90% of PWIN
Output Skew Q to Q
TDIFFSKEW
20
ps
50%
POWER SUPPLY
Input Supply Voltage Range
Output Supply Voltage Range
Positive Supply Differential (ADCMP607)
VCCI
VCCO
2.5
2.5
−3.0
−6
11
16
0.5
10
16
30
90
5.5
5.5
+3.0
+6
21
26
1.5
18
V
V
V
V
VCCI − VCCO Operating
VCCI − VCCO Nonoperating
IVCCI/VCCO
Positive Supply Current (ADCMP606)
VCCI = VCCO = 2.5 V
VCCI = VCCO = 5.5 V
VCCI = 2.5 V
VCCO = 2.5 V
VCCO= 5.5 V
VCCI = VCCO = 2.5 V
VCCI = VCCO = 5.5 V
VCCI = 2.5 V to 5 V
VCCI = VCCO = 2.5 V to 5 V
VCCI = VCCO = 2.5 V to 5 V
17.5
20.5
1.1
15.8
18
mA
mA
mA
mA
mA
mW
mW
dB
µA
µA
Input Section Supply Current (ADCMP607)
Output Section Supply Current (ADCMP607)
IVCCI
IVCCO
IVCCO
PD
PD
PSRR
25
55
150
Power Dissipation
46
110
Power Supply Rejection Ratio
Shutdown Mode ICCI
Shutdown Mode ICCO
−50
200
−30
240
800
30
1 VIN = 100 mV square input at 50 MHz, VCM = 2.5 V, VCCI = VCCO = 2.5 V, unless otherwise noted.
Rev. B | Page 4 of 14
Data Sheet
ADCMP606/ADCMP607
TIMING INFORMATION
Figure 2 illustrates the ADCMP606/ADCMP607 latch timing relationships. Table 2 provides definitions of the terms shown in Figure 2.
1.1V
LATCH ENABLE
tS
tPL
tH
V
IN
DIFFERENTIAL
INPUT VOLTAGE
V
± V
OS
N
V
OD
tPDL
tPLOH
Q OUTPUT
50%
50%
tF
tPDH
Q OUTPUT
tPLOL
tR
Figure 2. System Timing Diagram
Table 2. Timing Descriptions
Symbol Timing
Description
tF
Output fall time
Amount of time required to transition from a high to a low output as measured at the 20%
and 80% points.
tH
Minimum hold time
Minimum time after the negative transition of the latch enable signal that the input signal
must remain unchanged to be acquired and held at the outputs.
tPDH
tPDL
tPL
Input to output high delay
Input to output low delay
Propagation delay measured from the time the input signal crosses the reference ( the
input offset voltage) to the 50% point of an output low-to-high transition.
Propagation delay measured from the time the input signal crosses the reference ( the
input offset voltage) to the 50% point of an output high-to-low transition.
Minimum time that the latch enable signal must be high to acquire an input signal
change.
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
Amount of time required to transition from a low to a high output as measured at the 20%
and 80% points.
Minimum latch enable pulse width
Latch enable to output high delay
Latch enable to output low delay
Output rise time
tPLOH
tPLOL
tR
tS
Minimum setup time
Minimum time before the negative transition of the latch enable signal occurs that an
input signal change must be present to be acquired and held at the outputs.
VOD
Voltage overdrive
Difference between the input voltages VA and VB.
Rev. B | Page 5 of 14
ADCMP606/ADCMP607
Data Sheet
ABSOLUTE MAXIMUM RATINGS
THERMAL RESISTANCE
Table 3.
θJA is specified for the worst-case conditions, that is, a device
soldered in a circuit board for surface-mount packages.
Parameter
Rating
Supply Voltages
Input Supply Voltage (VCCI to GND)
Output Supply Voltage
(VCCO to GND)
−0.5 V to +6.0 V
−0.5 V to +6.0 V
Table 4. Thermal Resistance
Package Type
1
θJA
426
62
Unit
°C/W
°C/W
ADCMP606 6-Lead SC70
ADCMP607 12-Lead LFCSP
Positive Supply Differential
−6.0 V to +6.0 V
(VCCI − VCCO
)
Input Voltages
Input Voltage
Differential Input Voltage
Maximum Input/Output Current
Shutdown Control Pin
1 Measurement in still air.
−0.5 V to VCCI + 0.5 V
(VCCI + 0.5 V)
50 mA
ESD CAUTION
Applied Voltage (SDN to GND)
Maximum Input/Output Current
Latch/Hysteresis Control Pin
Applied Voltage (HYS to GND)
Maximum Input/Output Current
Output Current
−0.5 V to VCCO + 0.5 V
50 mA
−0.5 V to VCCO + 0.5 V
50 mA
50 mA
Temperature
Operating Temperature, Ambient
Operating Temperature, Junction
Storage Temperature Range
−40°C to +125°C
150°C
−65°C to +150°C
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
Rev. B | Page 6 of 14
Data Sheet
ADCMP606/ADCMP607
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Q
1
2
3
6
5
4
Q
ADCMP606
TOP VIEW
(Not to Scale)
V
V
/V
EE
CCI CCO
V
V
P
N
Figure 3. ADCMP606 Pin Configuration
Table 5. ADCMP606 (6-Lead SC70) Pin Function Descriptions
Pin No.
Mnemonic
Description
1
Q
Noninverting Output. Q is at logic high if the analog voltage at the noninverting input, VP, is greater than
the analog voltage at the inverting input, VN.
2
3
4
5
6
VEE
VP
VN
VCCI/VCCO
Q
Negative Supply Voltage.
Noninverting Analog Input.
Inverting Analog Input.
Input Section Supply/Output Section Supply. Shared pin.
Inverting Output. Q is at logic low if the analog voltage at the noninverting input, VP, is greater than the
analog voltage at the inverting input, VIN.
PIN 1
INDICATOR
9
V
EE
V
1
CCO
ADCMP607
TOP VIEW
(Not to Scale)
8
7
LE/HYS
V
2
3
CCI
S
V
DN
EE
NOTES
1. EXPOSED PAD. IF CONNECTED, THE
EPAD MUST BE CONNECTED TO V
.
EE
Figure 4. ADCMP607 Pin Configuration
Table 6. ADCMP607 (12-Lead LFCSP) Pin Function Descriptions
Pin No.
Mnemonic
Description
1
2
3
VCCO
VCCI
VEE
Output Section Supply.
Input Section Supply.
Negative Supply Voltage.
4
VP
Noninverting Analog Input.
5
VEE
Negative Supply Voltage.
6
VN
Inverting Analog Input.
7
8
9
SDN
LE/HYS
VEE
Shutdown. Drive this pin low to shut down the device.
Latch/Hysteresis Control. Bias with resistor or current for hysteresis adjustment; drive low to latch.
Negative Supply Voltage.
10
Q
Inverting Output. Q is at logic low if the analog voltage at the noninverting input, VP, is greater than the
analog voltage at the inverting input, VN, if the comparator is in compare mode.
Negative Supply Voltage.
Noninverting Output. Q is at logic high if the analog voltage at the noninverting input, VP, is greater than
the analog voltage at the inverting input, VN, if the comparator is in compare mode.
11
12
VEE
Q
Heat Sink
Paddle
VEE
The metallic back surface of the package is electrically connected to VEE. It can be left floating because
Pin 3, Pin 5, Pin 9, and Pin 11 provide adequate electrical connection. It can also be soldered to the
application board if improved thermal and/or mechanical stability is desired.
EPAD
Exposed Pad. If connected, the EPAD must be connected to VEE.
Rev. B | Page 7 of 14
ADCMP606/ADCMP607
Data Sheet
TYPICAL PERFORMANCE CHARACTERISTICS
VCCI = VCCO = 2.5 V, TA = 25°C, unless otherwise noted.
800
250
200
150
600
400
V
= 2.5V
V
= 5.5V
CC
CC
200
0
–200
–400
–40°C
100
50
0
+25°C
–600
–800
+125°C
–1
0
1
2
3
4
5
6
7
0
–2
–4
–6
–8
–10
–12
–14
–16
–18
LE/HYS PIN (V)
LE/HYS PIN CURRENT (µA)
Figure 5. LE/HYS Pin Current vs. Voltage
Figure 8. Hysteresis vs. LE/HYS Pin Current
400
350
200
150
100
300
250
200
150
V
= 2.5V
V
= 5.5V
CC
CC
50
0
–50
–100
–150
V
= 2.5V
CC
100
50
0
–1
0
1
2
3
PIN (V)
4
5
6
7
50 100 150 200 250 300 350 400 450 500 550 600 650
S
HYS RESISTOR (kΩ)
DN
Figure 6. SDN Pin Current vs. Voltage
Figure 9. Hysteresis vs. Hysteresis Resistor
10
3.5
3.0
2.5
2.0
1.5
1.0
8
6
4
2
0
–2
–4
–6
–8
–10
–40°C
+25°C
+125°C
PROPAGATION DELAY FALL
PROPAGATION DELAY RISE
–1.0 –0.5
0
0.5
V
1.0
1.5
CC
2.0
2.5
3.0
3.5
0
10 20 30 40 50 60 70 80 90 100 110 120 130 140
OVERDRIVE (mV)
AT V = 2.5V
CM
Figure 7. Input Bias Current vs. Input Common-Mode Voltage
Figure 10. Propagation Delay vs. Input Overdrive
Rev. B | Page 8 of 14
Data Sheet
ADCMP606/ADCMP607
1.4
PROPAGATION DELAY FALL ns
5.550V
Q
1.3
1.2
PROPAGATION DELAY RISE ns
Q
1.1
–0.2
5.050V
2.000ns/DIV
0.2
0.6
1.0
1.4
1.8
2.2
2.6
3.0
V
AT V = 2.5V
CM
CC
Figure 11. Propagation Delay vs. Input Common-Mode Voltage
Figure 13. Output Waveform at VCC = 5.5 V
2.550V
Q
Q
2.050V
2.000ns/DIV
Figure 12 .Output Waveform at VCC = 2.5 V
Rev. B | Page 9 of 14
ADCMP606/ADCMP607
Data Sheet
APPLICATIONS INFORMATION
If these high speed signals must be routed more than a centimeter,
then either microstrip or strip line techniques are required to
ensure proper transition times and to prevent excessive output
ringing and pulse width dependent propagation delay
dispersion.
POWER/GROUND LAYOUT AND BYPASSING
The ADCMP606/ADCMP607 comparators are very high speed
devices. Despite the low noise output stage, it is essential to use
proper high speed design techniques to achieve the specified
performance. Because comparators are uncompensated amplifiers,
feedback in any phase relationship is likely to cause oscillations
or undesired hysteresis. Of critical importance is the use of low
impedance supply planes, particularly the output supply plane
(VCCO) and the ground plane (GND). Individual supply planes
are recommended as part of a multilayer board. Providing the
lowest inductance return path for switching currents ensures
the best possible performance in the target application.
It is also possible to operate the outputs with the internal
termination only if greater output swing is desired. This can be
especially useful for driving inputs on CMOS devices intended
for full swing ECL and PECL, or for generating pseudo PECL
levels. To avoid deep saturation of the outputs and resulting
pulse dispersion, VCCO must be kept above the specified minimum
output low level (see the Electrical Characteristics section). The
line length driven should be kept as short as possible.
It is also important to adequately bypass the input and output
supplies. Multiple high quality 0.01 µF bypass capacitors should
be placed as close as possible to each of the VCCI and VCCO supply
pins and should be connected to the GND plane with redundant
vias. At least one of these should be placed to provide a physically
short return path for output currents flowing back from ground
to the VCCI and VCCO pins. High frequency bypass capacitors
should be carefully selected for minimum inductance and ESR.
Parasitic layout inductance should also be strictly controlled to
maximize the effectiveness of the bypass at high frequencies.
USING/DISABLING THE LATCH FEATURE
The latch input is designed for maximum versatility. It can
safely be left floating or it can be driven low by any standard
TTL/CMOS device as a high speed latch.
In addition, the pin can be operated as a hysteresis control pin
with a bias voltage of 1.25 V nominal and an input resistance of
approximately 70 kΩ. This allows the comparator hysteresis to
be easily controlled by either a resistor or an inexpensive CMOS
DAC. Driving this pin high or floating the pin removes all
hysteresis.
CML-COMPATIBLE OUTPUT STAGE
Specified propagation delay dispersion performance can be
achieved by using proper transmission line terminations. The
outputs of the ADCMP606 and ADCMP607 are designed to drive
400 mV directly into a 50 Ω cable or into transmission lines
terminated using either microstrip or strip line techniques with
50 Ω referenced to VCCO. The CML output stage is shown in the
simplified schematic diagram in Figure 14. Each output is back
terminated with 50 Ω for best transmission line matching.
Hysteresis control and latch mode can be used together if an
open-drain, an open-collector, or a three-state driver is connected
parallel to the hysteresis control resistor or current source.
Due to the programmable hysteresis feature, the logic threshold
of the latch pin is approximately 1.1 V regardless of VCCO
.
OPTIMIZING PERFORMANCE
As with any high speed comparator, proper design and layout
techniques are essential for obtaining the specified performance.
Stray capacitance, inductance, inductive power and ground
impedances, or other layout issues can severely limit performance
and often cause oscillation. Large discontinuities along input
and output transmission lines can also limit the specified pulse
width dispersion performance. The source impedance should
be minimized as much as is practicable. High source impedance,
in combination with the parasitic input capacitance of the
comparator, causes an undesirable degradation in bandwidth at
the input, thus degrading the overall response. Thermal noise
from large resistances can easily cause extra jitter with slowly
slewing input signals; higher impedances encourage undesired
coupling.
V
CCO
50Ω
Q
Q
16mA
GND
Figure 14. Simplified Schematic Diagram of
CML-Compatible Output Stage
Rev. B | Page 10 of 14
Data Sheet
ADCMP606/ADCMP607
switching threshold becomes −VH/2. The comparator remains in
the high state until the new threshold, −VH/2, is crossed from
below the threshold region in a negative direction. In this manner,
noise or feedback output signals centered on 0 V input cannot
cause the comparator to switch states unless it exceeds the region
bounded by VH/2.
COMPARATOR PROPAGATION DELAY
DISPERSION
The ADCMP606/ADCMP607 comparators are designed to
reduce propagation delay dispersion over a wide input overdrive
range of 5 mV to VCCI − 1 V. Propagation delay dispersion is the
variation in propagation delay that results from a change in the
degree of overdrive or slew rate (that is, how far or how fast the
input signal exceeds the switching threshold).
OUTPUT
Propagation delay dispersion is a specification that becomes
important in high speed, time-critical applications, such as data
communication, automatic test and measurement, and
instrumentation. It is also important in event-driven applications,
such as pulse spectroscopy, nuclear instrumentation, and
medical imaging. Dispersion is defined as the variation in
propagation delay as the input overdrive conditions are changed
(Figure 15 and Figure 16).
V
OH
V
OL
INPUT
0
–V
2
+V
2
H
H
The device dispersion is typically 2.3 ns as the overdrive varies
from 10 mV to 125 mV. This specification applies to both
positive and negative signals because each device has very closely
matched delays for positive-going and negative-going inputs as
well as very low output skews.
Figure 17. Comparator Hysteresis Transfer Function
The customary technique for introducing hysteresis into a
comparator uses positive feedback from the output back to the
input. One limitation of this approach is that the amount of
hysteresis varies with the output logic levels, resulting in
hysteresis that is not symmetric about the threshold. The
external feedback network can also introduce significant
parasitics that reduce high speed performance and induce
oscillation in some cases.
500mV OVERDRIVE
INPUT VOLTAGE
10mV OVERDRIVE
V
± V
OS
N
This ADCMP607 comparator offers a programmable hysteresis
feature that can significantly improve accuracy and stability.
Connecting an external pull-down resistor or a current source
from the LE/HYS pin to GND, varies the amount of hysteresis in a
predictable, stable manner. Leaving the LE/HYS pin disconnected
or driving this pin high removes hysteresis. The maximum
hysteresis that can be applied using this pin is approximately
160 mV. Figure 18 illustrates typical hysteresis applied as a
function of the external resistor value, and Figure 8 illustrates
typical hysteresis as a function of the current.
DISPERSION
Q/Q OUTPUT
Figure 15. Propagation Delay—Overdrive Dispersion
INPUT VOLTAGE
1V/ns
V
± V
OS
N
10V/ns
400
350
300
250
200
150
DISPERSION
Q/Q OUTPUT
Figure 16. Propagation Delay—Slew Rate Dispersion
COMPARATOR HYSTERESIS
V
= 2.5V
CC
The addition of hysteresis to a comparator is often desirable in a
noisy environment, or when the differential input amplitudes
are relatively small or slow moving. Figure 17 shows the transfer
function for a comparator with hysteresis. As the input voltage
approaches the threshold (0 V, in this example) from below the
threshold region in a positive direction, the comparator switches
from low to high when the input crosses +VH/2, and the new
100
50
0
50 100 150 200 250 300 350 400 450 500 550 600 650
HYS RESISTOR (kΩ)
Figure 18. Hysteresis vs. RHYS Control Resistor
Rev. B | Page 11 of 14
ADCMP606/ADCMP607
Data Sheet
The hysteresis control pin appears as a 1.25 V bias voltage seen
through a series resistance of 70 kΩ 20% throughout the
hysteresis control range. The advantages of applying hysteresis in
this manner are improved accuracy, improved stability, reduced
component count, and maximum versatility. An external bypass
capacitor is not recommended on the LE/HYS pin because it
impairs the latch function and often degrades the jitter
performance of the device. As described in the Using/Disabling
the Latch Feature section, hysteresis control need not
compromise the latch function.
The ADCMP606/ADCMP607 comparators slightly elaborate
on this scheme. Crossover points are found at approximately
0.6 V and 1.6 V common mode.
MINIMUM INPUT SLEW RATE REQUIREMENT
With the rated load capacitance and normal good PCB design
practice, as discussed in the Optimizing Performance section,
these comparators should be stable at any input slew rate with
no hysteresis. Broadband noise from the input stage is observed
in place of the violent chattering seen with most other high
speed comparators. With additional capacitive loading or poor
bypassing, oscillation is observed. This oscillation is due to the
high gain bandwidth of the comparator in combination with
feedback parasitics in the package and PC board. In many
applications, chattering is not harmful.
CROSSOVER BIAS POINTS
In both op amps and comparators, rail-to-rail inputs of this type
have a dual front-end design. Certain devices are active near the
VCCI rail and others are active near the VEE rail. At some
predetermined point in the common-mode range, a crossover
occurs. At this point, normally VCCI/2, the direction of the bias
current reverses and the measured offset voltages and currents
change.
Rev. B | Page 12 of 14
Data Sheet
ADCMP606/ADCMP607
TYPICAL APPLICATION CIRCUITS
2.5V TO 5V
5V
0.1µF
50Ω 50Ω
50Ω 50Ω
INPUT
2kΩ
CML
OUTPUT
2kΩ
ADCMP606
CML
PWM
ADCMP606
OUTPUT
INPUT
2.5V
±50mV
0.1µF
Figure 19. Self-Biased, 50% Slicer
INPUT
2.5V
REF
10kΩ
10kΩ
10kΩ
3.3V
ADCMP601
50Ω 50Ω
LE/HYS
150pF
CML
OUTPUT
100kΩ
LVDS
100Ω
ADCMP606
Figure 20. LVDS to CML
Figure 23. Oscillator and Pulse-Width Modulator
2.5V TO 5V
5V
50Ω 50Ω
10kΩ
50Ω 50Ω
ADCMP607
CML
OUTPUT
82pF
ADCMP607
LE/HYS
LE/HYS
DIGITAL
74 VHC
INPUT
1G07
150kΩ
10kΩ
CONTROL
CURRENT
CONTROL
VOLTAGE
0V TO 2.5V
10kΩ
150kΩ
Figure 21. Current-Controlled Oscillator
Figure 24. Hysteresis Adjustment with Latch
+2.5V – 3V
V
CCI
3.3V
V
CCO
1N4001
V
V
CCI
CCO
50Ω 50Ω
50Ω 50Ω
OUTPUT
ADCMP607
3.3V
PECL
LVDS
100Ω
ADCMP607
–2.5V
V
EE
Figure 25. Ground-Referenced CML with 3 V Input Range
Figure 22. Fake PECL Levels Using a Series Diode
Rev. B | Page 13 of 14
ADCMP606/ADCMP607
OUTLINE DIMENSIONS
Data Sheet
2.20
2.00
1.80
2.40
2.10
1.80
6
1
5
2
4
3
1.35
1.25
1.15
PIN 1
1.30 BSC
0.65 BSC
1.00
0.90
0.70
0.40
0.10
1.10
0.80
0.46
0.36
0.26
0.30
0.15
0.22
0.08
0.10 MAX
SEATING
PLANE
0.10 COPLANARITY
COMPLIANT TO JEDEC STANDARDS MO-203-AB
Figure 26. 6-Lead Thin Shrink Small Outline Transistor Package [SC70]
(KS-6)
Dimensions shown in millimeters
3.15
3.00 SQ
0.60 MAX
0.50
BSC
2.85
0.60 MAX
PIN 1
INDICATOR
12
10
9
7
2.95
2.75 SQ
2.55
*
1.45
1.30 SQ
1.15
1
PIN 1
INDICATOR
EXPOSED
PAD
0.75
0.60
0.50
3
6
4
0.25 MIN
TOP VIEW
12° MAX
BOTTOM VIEW
0.80 MAX
0.65 TYP
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
1.00
0.85
0.80
0.05 MAX
0.02 NOM
SECTION OF THIS DATA SHEET.
COPLANARITY
0.08
0.30
0.23
0.18
SEATING
PLANE
0.20 REF
*
COMPLIANT TO JEDEC STANDARDS MO-220-VEED-1
EXCEPT FOR EXPOSED PAD DIMENSION.
Figure 27. 12-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
3 mm × 3 mm Body, Very Thin Quad
(CP-12-1)
Dimensions shown in millimeters
ORDERING GUIDE
Package
Option
Model1
Temperature Range
−40°C to +125°C
−40°C to +125°C
Package Description
Branding
G0S
G0S
ADCMP606BKSZ-R2
ADCMP606BKSZ-REEL7
EVAL-ADCMP606BKSZ
ADCMP607BCPZ-R2
ADCMP607BCPZ-R7
ADCMP607BCPZ-WP
EVAL-ADCMP607BCPZ
6-Lead Thin Shrink Small Outline Transistor Package [SC70] KS-6
6-Lead Thin Shrink Small Outline Transistor Package [SC70] KS-6
Evaluation Board
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
12-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
12-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
12-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
Evaluation Board
CP-12-1
CP-12-1
CP-12-1
G0H
G0H
G0H
1 Z = RoHS Compliant Part.
©2006–2014 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D05917-0-11/14(B)
Rev. B | Page 14 of 14
相关型号：
SI9130DB
5- and 3.3-V Step-Down Synchronous ConvertersWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135LG-T1-E3
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9135_11
SMBus Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9136_11
Multi-Output Power-Supply ControllerWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130CG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130LG-T1-E3
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9130_11
Pin-Programmable Dual Controller - Portable PCsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137DB
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9137LG
Multi-Output, Sequence Selectable Power-Supply Controller for Mobile ApplicationsWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
SI9122E
500-kHz Half-Bridge DC/DC Controller with Integrated Secondary Synchronous Rectification DriversWarning: Undefined variable $rtag in /www/wwwroot/website_ic37/www.icpdf.com/pdf/pdf/index.php on line 217
-
VISHAY
©2020 ICPDF网 联系我们和版权申明