AD632BD [ADI]

Internally Trimmed Precision IC Multiplier; 内部微调精密IC乘法器


型号：	AD632BD
厂家：	ADI
描述：	Internally Trimmed Precision IC Multiplier 内部微调精密IC乘法器
文件：	总6页 (文件大小：180K)
中文：	中文翻译
下载：	下载PDF数据表文档文件

Internally Trimmed

Precision IC Multiplier

AD632

FEATURES

PIN CONFIGURATIONS

H-Package TO-100

Pretrimmed to ±0.5% Max 4-Quadrant Error

All Inputs (X, Y and Z) Differential, High Impedance for

[(X₁–X₂)(Y₁–Y₂)/10] + Z₂Transfer Function

Scale-Factor Adjustable to Provide up to X10 Gain

Low Noise Design: 90 ␮V rms, 10 Hz–10 kHz

Low Cost, Monolithic Construction

Excellent Long-Term Stability

APPLICATIONS

High Quality Analog Signal Processing

Differential Ratio and Percentage Computations

Algebraic and Trigonometric Function Synthesis

Accurate Voltage Controlled Oscillators and Filters

D-Package TO-116

PRODUCT DESCRIPTION

The AD632 is an internally-trimmed monolithic four-quadrant

multiplier/divider. The AD632B has a maximum multiplying

error of ±0.5% without external trims.

Excellent supply rejection, low temperature coefficients and

long term stability of the on-chip thin film resistors and buried

zener reference preserve accuracy even under adverse condi-

tions. The simplicity and flexibility of use provide an attractive

alternative approach to the solution of complex control func-

tions.

PRODUCT HIGHLIGHTS

Guaranteed Performance Over Temperature

The AD632A and AD632B are specified for maximum multi-

plying errors of ±1.0% and ±0.5% of full scale, respectively at

+25°C and are rated for operation from –25°C to +85°C.

Maximum multiplying errors of ±2.0% (AD632S) and ±1.0%

(AD632T) are guaranteed over the extended temperature range

of –55°C to +125°C.

The AD632 is pin-for-pin compatible with the industry standard

AD532 with improved specifications and a fully differential high

impedance Z-input. The AD632 is capable of providing gains of

up to X10, frequently eliminating the need for separate instru-

mentation amplifiers to precondition the inputs. The AD632

can be effectively employed as a variable gain differential input

amplifier with high common-mode rejection. The effectiveness

of the variable gain capability is enhanced by the inherent low

noise of the AD632: 90 µV rms.

High Reliability

The AD632S and AD632T series are also available with

MIL-STD-883 Level B screening and all devices are available in

either the hermetically-sealed TO-100 metal can or TO-116

ceramic DIP package.

REV. A

Information furnished by Analog Devices is believed to be accurate and

reliable. However, no responsibility is assumed by Analog Devices for its

use, nor for any infringements of patents or other rights of third parties

which may result from its use. No license is granted by implication or

otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 617/329-4700

Fax: 617/326-8703

World Wide Web Site: http://www.analog.com

(@ +25؇C, V_S= ±15 V, R ≥ 2 k⍀ unless otherwise noted)

AD632–SPECIFICATIONS

AD632A

Min Typ Max

AD632B

Min Typ Max

AD632S

Min Typ Max

AD632T

Model

Min Typ Max

Units

MULTIPLIER PERFORMANCE

Transfer Function

(X₁− X₂)(Y₁− Y ₂

10V

)

(X₁− X₂)(Y₁− Y ₂

10V

)

(X₁− X₂)(Y₁− Y ₂

10V

)

(X₁− X₂)(Y₁− Y ₂

10V

)

+ Z₂

Total Error¹(–10 V ≤ X, Y ≤ +10 V)

T_A= Min to Max

؎1.0

؎0.5

؎1.0

؎2.0

؎0.02

؎0.5

؎1.0

؎0.01

%/°C

؎1.5

؎1.0

Total Error vs. Temperature

Scale Factor Error

±0.022

±0.015

(SF = 10.000 V Nominal)²

Temperature-Coefficient of

Scaling-Voltage

±0.25

±0.1

±0.25

±0.1

±0.02

±0.01

±0.4

؎0.01

±0.01

±0.2

±0.01

±0.4

±0.2

؎0.005 %/°C

Supply Rejection (±15 V ± 1 V)

Nonlinearity, X (X = 20 V p-p, Y = 10 V)

Nonlinearity, Y (Y = 20 V p-p, X = 10 V)

Feedthrough³, X (Y Nulled,

X = 20 V p-p 50 Hz)

±0.01

±0.2 ±0.3

±0.1 ±0.1

±0.2 ±0.3

±0.1 ±0.1

±0.2

±0.3

±0.15 ±0.3

±0.01 ±0.1

±0.3

±0.15 ±0.3

±0.01 ±0.1

Feedthrough³, Y (X Nulled,

Y = 20 V p-p 50 Hz)

Output Offset Voltage

±0.01

±5

200

±0.01

±5

µV/°C

؎30

±2

100

±15

؎30

500

±2

±15

300

Output Offset Voltage Drift

DYNAMICS

Small Signal BW, (V_OUT= 0.1 rms)

1% Amplitude Error (C_LOAD= 1000 pF)

Slew Rate (V_OUT20 p-p)

MHz

kHz

V/µs

µs

Settling Time (to 1%, ∆V_OUT= 20 V)

NOISE

Noise Spectral-Density SF = 10 V

0.8

0.4

1.0

0.8

0.4

1 .0

0.8

0.4

1.0

0.8

0.4

1.0

µV/√Hz

mV rms

µV/rms

SF = 3 V⁴

Wideband Noise A = 10 Hz to 5 MHz

P = 10 Hz to 10 kHz

OUTPUT

Output Voltage Swing

؎11

Output Impedance (f ≤ 1 kHz)

Output Short Circuit Current

(R_L= 0, T_A= Min to Max)

Amplifier Open Loop Gain (f = 50 Hz)

0.1

Ω

INPUT AMPLIFIERS (X, Y and Z)⁵

Signal Voltage Range (Diff. or CM

Operating Diff.)

Offset Voltage X, Y

Offset Voltage Drift X, Y

Offset Voltage Z

±10

±12

±5

100

±5

±10

±12

±2

±10

±12

±5

100

±5

±10

±12

±2

150

±2

؎20

؎30

؎10

؎15

؎20

؎10

µV/°C

؎30

500

؎15

300

Offset Voltage Drift Z

CMRR

200

100

Bias Current

Offset Current

Differential Resistance

0.8

0.1

2.0

0.8

0. I

2.0

0.8

0.1

1 0

2.0

0.8

0.1

2.0

µA

MΩ

DIVIDER PERFORMANCE

Transfer Function (X₁> X₂)

Total Error¹

(Z₂− Z₁)

(X₁− X₂)

10V

+Y₁

10V

+Y₁

10V

+Y₁

10V

+Y₁

(X₁− X₂

)

(X₁− X₂

)

(X₁− X₂

)

(X = 10 V, –10 V ≤ Z ≤ +10 V)

(X = 1 V, –1 V ≤ Z ≤ +1 V)

(0.1 V ≤ X ≤ 10 V, –10 V ≤ Z ≤ 10 V)

±0.75

±2.0

±2.5

±0.35

±1.0

±0.75

±2.0

±2.5

±0.35

±1.0

SQUARER PERFORMANCE

Transfer Function

(X₁− X₂

10V

)

(X₁− X₂

10V

)

(X₁− X₂

10V

)

(X₁− X₂

10V

)

+ Z₂

Total Error (–10 V ≤ X ≤ 10 V)

±0.6

±0.3

±0.6

±0.3

QUARE-ROOTER PERFORMANCE

Transfer Function, (Z₁≤ Z₂)

10V(Z₂− Z₁) + X₂

Total Error¹(1 V ≤ Z ≤ 10 V)

±1.0

±0.5

±1.0

±0.5

–2–

REV. A

AD632

AD632A

AD632B

AD632S

AD632T

Model

Min Typ Max

Units

POWER SUPPLY SPECIFICATIONS

Supply Voltage

Rated Performance

Operating

±15

±8

؎18

±8

؎18

±8

؎22

±8

؎22

Supply Current

Quiescent

NOTES

¹Figures given are percent of full-scale, ±l0 V (i.e., 0.01% = 1 mV).

²May be reduced to 3 V using external resistor between –V_Sand SF.

³Irreducible component due to nonlinearity: excludes effect of offsets.

⁴Using external resistor adjusted to give SF = 3 V.

⁵See functional block diagram for definition of sections.

All min and max specifications are guaranteed.

Specifications shown in boldface are tested on all production units at final electrical test. Results from those tests are used to calculate outgoing quality levels.

Specifications subject to change without notice.

ORDERING GUIDE

Temperature

Range

Package

Description

Package

Option*

Model

AD632AD

AD632BD

AD632AH

AD632BH

AD632SD

AD632SD/833B –55°C to +125°C

AD632TD –55°C to +125°C

AD632TD/883B –55°C to +125°C

AD632SH –55°C to +125°C

AD632SH/883B –55°C to +125°C

AD632TH –55°C to +125°C

AD632TH/883B –55°C to +125°C

–25°C to +85°C

–55°C to +125°C

Side Brazed Ceramic DIP D-14

Header

H-10A

Side Brazed Ceramic DIP D-14

Header

H-10A

*For outline information see Package Information section.

Thermal Characteristics

CHIP DIMENSIONS AND PAD LAYOUT

Dimensions shown in inches and (mm).

(Contact factory for latest dimensions.)

Thermal Resistance

θ_JC= 25°C/W for H-10A

θ_JA= 150°C/W for H-10A

θ_JC= 25°C/W for D-14

θ_JA= 95°C/W for D-14

For further information, consult factory.

REV. A

–3–

AD632

Typical Performance Curves

(typical @ +25؇C with ؎V_S= 15 V)

Figure 4. AD632 Functional Block Diagram

OPERATION AS A MULTIPLIER

Figure 5 shows the basic connection for multiplication. Note

that the circuit will meet all specifications without trimming.

Figure 1. AC Feedthrough vs. Frequency

Figure 5. Basic Multiplier Connection

In some cases the user may wish to reduce ac feedthrough to a

minimum (as in a suppressed carrier modulator) by applying an

external trim voltage (±30 mV range required) to the X or Y

input. Curve 1 shows the typical ac feedthrough with this ad-

justment mode. Note that the feedthrough of the Y input is a

factor of 10 lower than that of the X input and should be used

in applications where null suppression is critical.

Figure 2. Frequency Response as a Multiplier

The Z₂terminal of the AD632 may be used to sum an addi-

tional signal into the output. In this mode the output amplifier

behaves as a voltage follower with a 1 MHz small signal band-

width and a 20 V/µs slew rate. This terminal should always be

referenced to the ground point of the driven system, particularly

if this is remote. Likewise the differential inputs should be refer-

enced to their respective signal common potentials to realize the

full accuracy of the AD632.

A much lower scaling voltage can be achieved without any re-

duction of input signal range using a feedback attenuator as

shown in Figure 6. In this example, the scale is such that

V_OUT= XY, so that the circuit can exhibit a maximum gain of

10. This connection results in a reduction of bandwidth to

about 80 kHz without the peaking capacitor C_F. In addition, the

output offset voltage is increased by a factor of 10 making exter-

nal adjustments necessary in some applications.

Figure 3. Frequency Response vs. Divider Denominator

Input Voltage

–4–

REV. A

AD632

Feedback attenuation also retains the capability for adding a

signal to the output. Signals may be applied to the Z terminal,

where they are amplified by –10, or to the common ground

connection where they are amplified by –1. Input signals may

also be applied to the lower end of the 2.7 kΩ resistor, giving a

gain of +9.

Without additional trimming, the accuracy of the AD632B is

sufficient to maintain a 1% error over a 10 V to 1 V denomina-

tor range (The AD535 is functionally equivalent to the AD632

and has guaranteed performance in the divider and square-rooter

configurations and is recommended for such applications).

This range may be extended to 100:1 by simply reducing the X

offset with an externally generated trim voltage (range required

is ±3.5 mV max) applied to the unused X input. To trim, apply

a ramp of +100 mV to +V at 100 Hz to both X₁and Z₁(if X₂is

used for offset adjustment, otherwise reverse the signal polarity)

and adjust the trim voltage to minimize the variation in the

output.*

Since the output will be near +10 V, it should be ac-coupled for

this adjustment. The increase in noise level and reduction in

bandwidth preclude operation much beyond a ratio of 100 to 1.

*See the AD535 data sheet for more details.

Figure 6. Connections for Scale-Factor of Unity

OPERATION AS A DIVIDER

Figure 7 shows the connection required for division. Unlike

earlier products, the AD632 provides differential operation on

both numerator and denominator, allowing the ratio of two

floating variables to be generated. Further flexibility results from

access to a high impedance summing input to Y₁. As with all

dividers based on the use of a multiplier in a feedback loop, the

bandwidth is proportional to the denominator magnitude, as

shown in Figure 3.

Figure 7. Basic Divider Connection

REV. A

–5–

AD632

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

H-Package TO-100

D-Package TO-116

–6–

REV. A

AD632BD [ADI]

相关型号：

SI9130DB

SI9135LG-T1

SI9135LG-T1-E3

SI9135_11

SI9136_11

SI9130CG-T1-E3

SI9130LG-T1-E3

SI9130_11

SI9137

SI9137DB

SI9137LG

SI9122E