AD632BDZ [ADI]
Internally Trimmed Precision IC Multiplier; 内部微调精密IC乘法器型号: | AD632BDZ |
厂家: | ADI |
描述: | Internally Trimmed Precision IC Multiplier |
文件: | 总13页 (文件大小:458K) |
中文: | 中文翻译 | 下载: | 下载PDF数据表文档文件 |
Internally Trimmed
Precision IC Multiplier
AD632
Data Sheet
FEATURES
FUNCTIONAL BLOCK DIAGRAM
+V
Pretrimmed to 0.5% maximum 4-quadrant error
All inputs (X, Y, and Z) differential, high impedance for
[(X1 − X2)(Y1 − Y2)/10] + Z2 transfer function
Scale-factor adjustable to provide up to ×10 gain
Low noise design: 90 mV rms, 10 Hz to 10 kHz
Low cost, monolithic construction
STABLE
REFERENCE
AND BIAS
S
–V
S
TRANSFER FUNCTION
X
X
1
2
(X – X ) (Y – Y )
1
2
1
2
V-I
V-I
V-I
V
= A
– (Z – Z )
1 2
O
10
TRANSLINEAR
MULTIPLIER
ELEMENT
Y
Y
Excellent long-term stability
1
2
A
OUT
APPLICATIONS
HIGH GAIN
OUTPUT
AMPLIFIER
Z
1
High quality analog signal processing
0.75 ATTEN
Z
2
2.7kΩ
25kΩ
Differential ratio and percentage computations
Algebraic and trigonometric function synthesis
Accurate voltage controlled oscillators and filters
V
OS
Figure 1.
GENERAL DESCRIPTION
The AD632 is an internally trimmed monolithic four-quadrant
multiplier/divider. The AD632B has a maximum multiplying
error of 0.5% without external trims.
rejection. The effectiveness of the variable gain capability is
enhanced by the inherent low noise of the AD632 at 90 µV rms.
PRODUCT HIGHLIGHTS
Excellent supply rejection, low temperature coefficients, and
long-term stability of the on-chip thin film resistors and buried
zener reference preserve accuracy even under adverse conditions.
The simplicity and flexibility of use provide an attractive alternative
approach to the solution of complex control functions.
1. Guaranteed performance over temperature.
2. The AD632A and AD632B are specified for maximum
multiplying errors of 1.0% and 0.5% of full scale,
respectively, at +25°C and are rated for operation from
−25°C to +85°C.
The AD632 is pin-for-pin compatible with the industry
standard AD532 but with improved specifications and a fully
differential high impedance Z input. The AD632 is capable of
providing gains of up to ×10, frequently eliminating the need
for separate instrumentation amplifiers to precondition the
inputs. The AD632 can be effectively employed as a variable
gain differential input amplifier with high common-mode
3. Maximum multiplying errors of 2.0% (AD632S) and
1.0% (AD632T) are guaranteed over the extended
temperature range of −55°C to +125°C.
4. High reliability.
5. The AD632S and AD632T series are available with MIL-
STD-883 Level B screening.
6. All devices are available in either the hermetically sealed
TO-100 metal can or ceramic DIP package.
Rev. D
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rightsof third parties that may result fromits use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks andregisteredtrademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©1979–2013 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
IMPORTANT LINKS for the AD632*
Last content update 10/02/2013 01:31 pm
PARAMETRIC SELECTION TABLES
DESIGN SUPPORT
Submit your support request here:
Linear and Data Converters
Embedded Processing and DSP
Find Similar Products By Operating Parameters
Telephone our Customer Interaction Centers toll free:
DOCUMENTATION
Americas:
Europe:
China:
1-800-262-5643
00800-266-822-82
4006-100-006
AN-213: Low Cost, Two-Chip, Voltage -Controlled Amplifier and Video
Switch
India:
1800-419-0108
8-800-555-45-90
Russia:
Quality and Reliability
Lead(Pb)-Free Data
EVALUATION KITS & SYMBOLS & FOOTPRINTS
Symbols and Footprints
SAMPLE & BUY
AD632
DESIGN COLLABORATION COMMUNITY
View Price & Packaging
Request Evaluation Board
Request Samples
Collaborate Online with the ADI support team and other designers
about select ADI products.
Check Inventory & Purchase
Follow us on Twitter: www.twitter.com/ADI_News
Like us on Facebook: www.facebook.com/AnalogDevicesInc
Find Local Distributors
* This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet.
Note: Dynamic changes to the content on this page (labeled 'Important Links') does not
constitute a change to the revision number of the product data sheet.
This content may be frequently modified.
AD632
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Thermal Resistance.......................................................................5
Pin Configurations and Function Descriptions............................6
Typical Performance Characteristics ..............................................7
Operation As a Multiplier ................................................................8
Operation As a Divider.....................................................................9
Outline Dimensions....................................................................... 10
Ordering Guide .......................................................................... 11
Applications....................................................................................... 1
Functional Block Diagram .............................................................. 1
General Description ......................................................................... 1
Product Highlights ........................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Absolute Maximum Ratings............................................................ 5
REVISION HISTORY
5/13—Rev. C to Rev. D
Changes to Table 1.............................................................................3
Changes to Ordering Guide ...........................................................11
12/11—Rev. B to Rev. C
Updated Format..................................................................Universal
Added Figure 1, Renumbered Sequentially ...................................1
Deleted Chip Dimensions and Pad Layout Section......................5
Changes to Figure 3 and Figure 4................................................... 6
Added Table 3 and Table 4 .............................................................. 6
Changes to the Operations as a Divider Section.......................... 9
Updated Outline Dimensions....................................................... 10
4/10—Rev. A to Rev. B
Changes to Pin Configurations and Product Highlights
Sections .............................................................................................. 1
Changes to Thermal Characteristics Section................................ 3
Updated Outline Dimensions......................................................... 6
Changes to Ordering Guide ............................................................ 6
Rev. D | Page 2 of 12
Data Sheet
AD632
SPECIFICATIONS
@ +25°C, VS = 15 V, R ≥ 2 kΩ, unless otherwise noted. Specifications shown in boldface are tested on all production units at final
electrical test. Results from those tests are used to calculate outgoing quality levels.
Table 1.
AD632A
Typ
AD632B
Typ
AD632S
Typ
AD632T
Min Typ
Parameter
Min
Max
Min
Max
Min
Max
Max
Units
MULTIPLIER PERFORMANCE
Transfer Function
(X1 − X2 ) (Y1 −Y2 )
(X1 − X2 ) (Y1 −Y2 )
(X1 − X2 ) (Y1 −Y2 )
(X1 − X2 ) (Y1 −Y2 )
+Z2
+Z2
+Z2
+Z2
10V
10V
10V
10V
Total Error1 (−10 V ≤ X, Y ≤ +10
V)
%
1.0
0.5
1.0
0.5
TA = Min to Max
1.5
1.0
2.0
1.0
%
Total Error vs. Temperature
Scale Factor Error
0.022
0.015
0.02
0.01
%/°C
(SF = 10,000 V Nominal)2
0.25
0.02
0.1
0.25
0.2
0.1
%
%/°C
Temperature Coefficient of
Scaling Voltage
0.01
0.005
Supply Rejection ( 15 V 1 V)
Nonlinearity
0.01
0.01
0.01
0.01
%
X (X = 20 V p-p, Y = 10 V)
Y (Y = 20 V p-p, X = 10 V)
Feedthrough3
0.4
0.2
0.2
0.1
0.3
0.1
0.4
0.2
0.2
0.1
0.3
0.1
%
%
X (Y Nulled, X = 20 V p-p 50 Hz)
Y (X Nulled, Y = 20 V p-p 50 Hz)
Output Offset Voltage
Output Offset Voltage Drift
DYNAMICS
0.3
0.01
5
0.15
0.01
2
0.3
0.1
15
0.3
0.01
5
0.15
0.01
2
0.3
0.1
15
%
%
mV
µV/°C
30
30
200
100
500
300
Small Signal BW, (VOUT = 0.1 rms)
1% Amplitude Error
(CLOAD = 1000 pF)
1
50
1
50
1
50
1
50
MHz
kHz
Slew Rate (VOUT 20 p-p)
Settling Time (to 1%, ΔVOUT = 20 V)
NOISE
20
2
20
2
20
2
20
2
V/µs
µs
Noise Spectral Density
SF = 10 V
SF = 3 V4
0.8
0.4
0.8
0.4
0.8
0.4
0.8
0.4
µV/√Hz
µV/√Hz
Wideband Noise
A = 10 Hz to 5 MHz
P = 10 Hz to 10 kHz
OUTPUT
1.0
90
1.0
90
1.0
90
1.0
90
mV/rms
µV/rms
Output Voltage Swing
Output Impedance (f ≤ 1 kHz)
Output Short-Circuit Current
(RL = 0, TA = Min to Max)
Amplifier Open-Loop Gain
(f = 50 Hz)
11
11
11
11
V
0.1
0.1
0.1
0.1
Ω
30
70
30
70
30
70
30
70
mA
dB
INPUT AMPLIFIERS (X, Y, and Z)5
Signal Voltage Range
(Differential or Common-
Mode Operating Diff.)
10
12
10
12
10
12
10
12
V
Offset Voltage X, Y
Offset Voltage Drift X, Y
Offset Voltage Z
Offset Voltage Drift Z
CMRR
5
100
5
20
30
2
50
2
10
15
5
100
5
20
30
2
150
2
10
mV
µV/°C
mV
15
300
200
100
500
µV/°C
dM
60
80
70
90
60
80
70
90
Bias Current
0.8
0.1
10
2.0
0.8
0.1
10
2.0
0.8
0.1
10
2.0
0.8
0.1
10
2.0
µA
Offset Current
Differential Resistance
µA
MΩ
Rev. D | Page 3 of 12
AD632
Data Sheet
AD632A
Typ
AD632B
Typ
AD632S
Typ
AD632T
Min Typ
Parameter
Min
Max
Min
Max
Min
Max
Max
Units
DIVIDER PERFORMANCE
Transfer Function(X1 > X2)
(Z2 −Z1)
(X1 − X2 )
(Z2 −Z1)
(X1 − X2 )
(Z2 −Z1)
(X1 − X2 )
(Z2 −Z1)
10V
+Y1
10V
+Y1
10V
+Y1
10V
+Y1
(X1 − X2 )
Total Error1
(X = 10 V, −10 V ≤ Z ≤ +10 V)
(X = 1 V, −1 V ≤ Z ≤ +1 V)
(0.1 V ≤ X ≤ 10 V, −10 V ≤ Z ≤
10 V)
0.75
2.0
2.5
0.35
1.0
1.0
0.75
2.0
2.5
0.35
1.0
1.0
%
%
%
SQUARER PERFORMANCE
Transfer Function
(X1 − X2 )2
(X1 − X2 )2
(X1 − X2 )2
(X1 − X2 )2
+ Z2
+ Z2
+ Z2
+ Z2
10V
10V
10V
10V
Total Error (−10 V ≤ X ≤ 10 V)
SQUARE-ROOTER PERFORMANCE
Transfer Function, (Z1 ≤ Z2)
0.6
0.3
0.6
0.3
%
%
10V(Z2 −Z1)+ X2
10V(Z2 −Z1)+ X2
10V(Z2 −Z1)+ X2
10V(Z2 −Z1)+ X2
Total Error1 (1 V ≤ Z ≤ 10 V)
POWER SUPPLY SPECIFICATIONS
Supply Voltage
1.0
0.5
1.0
0.5
Rated Performance
Operating
15
15
15
15
V
V
8
18
8
18
8
22
8
22
Supply Current
Quiescent
4
6
4
6
4
6
4
6
mA
1 Figures given are percent of full-scale, 10 V (that is, 0.01% = 1 mV).
2 Can be reduced to 3 V using an external resistor between –VS and SF.
3 Irreducible component due to nonlinearity: excludes effect of offsets.
4 Using an external resistor adjusted to give a value of SF = 3 V.
5 See the functional block diagram (Figure 1) for definition of sections.
Rev. D | Page 4 of 12
Data Sheet
AD632
ABSOLUTE MAXIMUM RATINGS
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, a device
soldered in a circuit board for surface-mount packages.
Table 2. Thermal Resistance
Package Type
10-Lead TO-100
14-Lead SBDIP
θJA
150
95
θJC
25
25
Unit
°C/W
°C/W
Rev. D | Page 5 of 12
AD632
Data Sheet
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
V
OS
Z1
1
2
3
4
5
6
7
14 +V
13 Y1
12 Y2
Z2 (GND)
S
Y2
9
8
OUT
10
X2
7
–V
S
AD632
Y1
1
NC
NC
NC
X1
TOP VIEW
11 V
OS
AD632
6
X1
(Not to Scale)
10 Z2
2
+V
5
S
9
8
X2
3
4
–V
S
NC
Z1
(Not to Scale)
OUT
NC = NO CONNECT
Figure 3. Pin Configuration, D-Package, SBDIP
Figure 2. Pin Configuration, H-Package, TO-100
Table 3. Pin Function Descriptions, 10-Pin TO-100
Table 4. Pin Function Descriptions, 14-Lead SBDIP
Pin No.
Mnemonic Description
Pin No.
Mnemonic Description
1
2
3
4
5
6
7
8
9
10
Y1
+VS
Z1
OUT
−VS
X1
X2
Z2
VOS
Y2
Y Multiplicand Noninverting Input.
Positive Supply Voltage.
Summing Node Noninverting Input.
Product.
Negative Supply Voltage.
X Multiplicand Noninverting Input.
X Multiplicand Inverting Input.
Summing Node Inverting Input.
Offset Voltage Adjustment.
Y Multiplicand Inverting Input.
1
2
3
Z1
Summing Node Noninverting Input.
Product.
Negative Supply Voltage.
No Connection. Do not connect to
this pin.
X Multiplicand Noninverting Input.
X Multiplicand Noninverting Input.
Summing Node Inverting Input.
Offset Voltage Adjustment.
Y Multiplicand Inverting Input.
Y Multiplicand Noninverting Input.
Positive Supply Voltage.
OUT
−VS
NC
4, 5, 6, 8
7
9
X1
X2
Z2
VOS
Y2
Y1
+VS
10
11
12
13
14
Rev. D | Page 6 of 12
Data Sheet
AD632
TYPICAL PERFORMANCE CHARACTERISTICS
Typical @ 25°C with VS = 15 V.
1000
40
20
Y FEEDTHROUGH
100
V
V
= 100mV DC
= 10mV rms
X
Z
X FEEDTHROUGH
V
V
= 1V DC
= 100mV rms
X
Z
10
0dB = 1V rms, R = 2kΩ
L
0
1
V
V
= 10V DC
= 1V rms
X
Z
–20
1k
0.1
10
10k
100k
FREQUENCY (Hz)
1M
10M
100
1k
10k
100k
1M
10M
FREQUENCY (Hz)
Figure 4. AC Feedthrough vs. Frequency
Figure 6. Frequency Response vs. Divider Denominator Input Voltage
0dB = 0.1V rms, R = 2kΩ
L
0
C
= 1000pF
L
C
= 0pF
L
C
C
≤ 1000pF
≤ 200pF
L
F
–10
–20
–30
C
C
≤ 1000pF
= 0pF
L
F
WITH ×10
FEEDBACK
ATTENUATOR
NORMAL
CONNECTION
10k
100k
FREQUENCY (Hz)
1M
10M
Figure 5. Frequency Response as a Multiplier
Rev. D | Page 7 of 12
AD632
Data Sheet
OPERATION AS A MULTIPLIER
Figure 7 shows the basic connection for multiplication. Note
that the circuit meets all specifications without trimming.
A much lower scaling voltage can be achieved without any reduc-
tion of input signal range using a feedback attenuator, as shown
in Figure 8. In this example, the scale is such that VOUT = XY, so
that the circuit can exhibit a maximum gain of 10. This connection
results in a reduction of bandwidth to about 80 kHz without the
peaking capacitor, CF. In addition, the output offset voltage is
increased by a factor of 10 making external adjustments necessary
in some applications.
+15V
X
X
+V
S
1
2
X INPUT
±10V FS
±12V PK
OUTPUT, ±12V PK
(X – X ) (Y – Y )
OUT
1
2
1
2
+ Z
=
2
10
V
Z
Z
OS
1
2
OPTIONAL SUMMING
INPUT, Z, ±10V PK;
V
Feedback attenuation also retains the capability for adding a
signal to the output. Signals can be applied to the Z terminal,
where they are amplified by −10, or to the common ground
connection where they are amplified by −1. Input signals can
also be applied to the lower end of the 2.7 kΩ resistor, giving a
gain of +9.
TERMINAL
OS
NOT USED
Y
Y
1
2
Y INPUT
±10V FS
±12V PK
–V
–15V
S
Figure 7. Basic Multiplier Connection
When needed, the user can reduce ac feedthrough to a minimum
(as in a suppressed carrier modulator) by applying an external
trim voltage ( 30 mV range required) to the X or Y input. Figure 4
shows the typical ac feedthrough with this adjustment mode.
Note that the feedthrough of the Y input is a factor of 10 lower
than that of the X input and is to be used for applications where
null suppression is critical.
+15V
X
X
+V
S
1
2
X INPUT
±10V FS
±12V PK
OUTPUT, ±12V PK
= (X – X ) (Y – Y )
OUT
1
2
1
2
(SCALE = 1)
Z
Z
1
2
The Z2 terminal of the AD632 can be used to sum an additional
signal into the output. In this mode, the output amplifier behaves
as a voltage follower with a 1 MHz small signal bandwidth and
a 20 V/μs slew rate. Always reference this terminal to the ground
point of the driven system, particularly if this is remote. Like-
wise, reference the differential inputs to their respective signal
common potentials to realize the full accuracy of the AD632.
Y
Y
V
1
2
OS
Y INPUT
±10V FS
±12V PK
–V
–15V
S
Figure 8. Connections for Scale Factor of Unity
Rev. D | Page 8 of 12
Data Sheet
AD632
OPERATION AS A DIVIDER
Figure 9 shows the connection required for division. Unlike
earlier products, the AD632 provides differential operation on
both the numerator and the denominator, allowing the ratio of
two floating variables to be generated. Further flexibility results
from access to a high impedance summing input to Y1. As with
all dividers based on the use of a multiplier in a feedback loop,
the bandwidth is proportional to the denominator magnitude,
as shown in Figure 6.
+
–
X INPUT
(DENOMINATOR)
+10V FS
+15V
X
X
+V
S
1
OUTPUT, ±12V PK
10 (Z – Z )
+12V PK
2
2
1
+ Y
2
=
1
(X – X )
1
+15V
+V
V
OUT
S
2kΩ
TO
200kΩ
Z
1
OS
Z INPUT
(NUMERATOR)
±10V FS, ±12V PK
OPTIONAL
SUMMING INPUT
±10V PK
–15V
–V
Z
S
2
Y
1
2
The accuracy of the AD632 B-model is sufficient to maintain a
1% error over a 10 V to 1 V denominator range.
Y
–V
–15V
S
Figure 9. Basic Divider Connection
Rev. D | Page 9 of 12
AD632
Data Sheet
OUTLINE DIMENSIONS
0.005 (0.13) MIN
0.080 (2.03) MAX
8
14
0.310 (7.87)
1
0.220 (5.59)
7
PIN 1
0.100 (2.54)
BSC
0.320 (8.13)
0.290 (7.37)
0.765 (19.43) MAX
0.060 (1.52)
0.015 (0.38)
0.200 (5.08)
MAX
0.150
(3.81)
MIN
0.200 (5.08)
0.125 (3.18)
0.015 (0.38)
0.008 (0.20)
SEATING
PLANE
0.070 (1.78)
0.030 (0.76)
0.023 (0.58)
0.014 (0.36)
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 10. 14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]
(D-14)
Dimensions shown in inches and (millimeters)
REFERENCE PLANE
0.500 (12.70)
0.160 (4.06)
MIN
0.185 (4.70)
0.165 (4.19)
0.110 (2.79)
6
7
5
8
0.021 (0.53)
0.016 (0.40)
0.115
(2.92)
BSC
4
0.045 (1.14)
0.025 (0.65)
9
3
10
0.034 (0.86)
0.025 (0.64)
2
1
0.230 (5.84)
BSC
BASE & SEATING PLANE
0.040 (1.02) MAX
0.050 (1.27) MAX
36° BSC
DIMENSIONS PER JEDEC STANDARDS MO-006-AF
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
Figure 11. 10-Pin Metal Header Package [TO-100]
(H-10)
Dimensions shown in inches and (millimeters)
Rev. D | Page 10 of 12
Data Sheet
AD632
ORDERING GUIDE
Model1
Temperature Range
Package Description
Package Option
AD632AD
−25°C to +85°C
−25°C to +85°C
−25°C to +85°C
−25°C to +85°C
−25°C to +85°C
−25°C to +85°C
−55°C to +125°C
−55°C to +125°C
−55°C to +125°C
−55°C to +125°C
−55°C to +125°C
−55°C to +125°C
−55°C to +125°C
14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]
14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]
10-Pin Metal Header Package [TO-100]
14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]
14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]
10-Pin Metal Header Package [TO-100]
14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]
10-Pin Metal Header Package [TO-100]
10-Pin Metal Header Package [TO-100]
D-14
D-14
H-10
D-14
D-14
H-10
D-14
H-10
H-10
D-14
D-14
H-10
H-10
AD632ADZ
AD632AHZ
AD632BD
AD632BDZ
AD632BHZ
AD632SD
AD632SH
AD632SH/883B
AD632TD
14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]
14-Lead Side-Brazed Ceramic Dual In-Line Package [SBDIP]
10-Pin Metal Header Package [TO-100]
AD632TD/883B
AD632TH
AD632TH/883B
10-Pin Metal Header Package [TO-100]
1 Z = RoHS Compliant Part.
Rev. D | Page 11 of 12
AD632
NOTES
Data Sheet
©1979–2013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D09040-0-5/13(D)
Rev. D | Page 12 of 12
相关型号:
AD632SD/883B
Internally Trimmed Precision IC Multiplier Package: 14 ld Bottom-Brazed CerDIP; No of Pins: 14; Temperature Range: MILITARY; Container: 25/Tube
ADI
©2020 ICPDF网 联系我们和版权申明